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Abstract
The design phase of a modular multilevel converter
(MMC) needs to be supported by suitable tools for
the submodule loss evaluation. This paper pro-
poses a fast MMC cell loss calculation based on
the virtual submodule (VSM) concept. Compared
to other proposed tools, the impact of the circulat-
ing current control is directly taken into account and
different modulation schemes can be easily com-
pared. To verify the proposed concept, the re-
sults are compared with the losses obtained from
a switched model with closed-loop control, where
the analytical MMC key waveforms are approached
in the steady state. The proposed method provides
a great flexibility and a significant reduction of the
simulation / computational time otherwise needed
to evaluate SM losses under various operating con-
ditions.
1. Introduction
While the behavior and control of MMCs have been
thorougly described in the literature since its intro-
duction [1], performant design tools are at the mo-
ment still missing. This paper focuses on semicon-
ductor and capacitor losses for MMC with unipo-
lar cells, although the proposed method could be
straight-forwardly extended to other MMCs topolo-
gies.
The MMC prototype, currently under development,
has the following rating: 10 kV DC bus, 0.5 MVA ap-
parent power and uses 96 submodules (SMs) with
low voltage IGBT semiconductors that can be con-
figured into unipolar or bipolar submodule (SM) [2],
[3]. The targeted application is the interconnection
of the widely deployed 400 V LVAC grid, or corre-
sponding microgrid, with the emerging MVDC grids
(10 kV is considered in our case). For that reason,
the converter has to deal with a large voltage ra-
tio and the use of a transformer for galvanic isola-
tion and voltage adaption is mandatory, as shown in
Fig. 1, or elaborated in [4] for the case of integrated
transformer.
To support system design, this paper proposes a
semi-numerical method for loss calculation of the
MMC SM using the VSM concept. Authors of [5],
[6] have obtained semiconductor losses by simu-
lation or numerically considering direct modulation
for HVDC application in mind, with a DC circulat-
ing current and without considering the capacitor
losses [7]. In contrast, the proposed method allows
for a fast estimation of the SM losses under dif-
ferent operating conditions, control schemes (e.g.
effects of the circulating current injection strategy)
and modulation methods under the assumption of a
stable operation of these schemes in steady-state.
To verify the validity of the proposed method, a
comparison with a fully switched converter model
has been carried out.
vga vgb vgc
N
Lg
Ls
VDC /2
VDC /2
IDC
iap ibp icp
icnibnian
eap ebp ecp
ean ebn ecn
vCap1
vCapN
vCan1
vCanN
vCbn1
vCbnN
vCbp1
vCbpN
vCcp1
vCcpN
vCcn1
vCcnN
branch phase-leg
SM
Csm
Tu Du
Tl Dliga iga iga
Lbr
VB
Fig. 1: MMC with external line frequency transformer
(LFT) for DC/3-AC conversion with large voltage ratio.
Each branch comprises Nsm series-connected unipolar
SMs.
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2. Analytical description of the
closed-loop MMC waveforms
The key difference of this method with other already
proposed methods is that it is based on closed-
loop MMC waveforms. If the circulating current con-
trol is assumed to be working, then the measured
waveforms correspond to their references. Several
scenarios have to be accounted for, depending on
whether or not a second harmonic circulating cur-
rent is used, the addition of a common mode volt-
age and any combination of the two. The branch
voltage and current equations are presented below.
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where VDC is the DC link voltage, kAC = 2vˆg/VDC
the voltage ratio between the three-phase AC and
DC grids, ω the grid frequency, k ∈ {1, 2, 3} the
phase number, S the apparent power of the con-
verter and φ the load angle. The grid current (ˆig
and φ) is fully determined from the power exchange
between the DC bus and the AC grid.
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The DC current is determined by taking the nega-
tive root of a quadratic equation [8]. It is important to
stress that for best accuracy the branch impedance
(Rbr and Lbr) have to be accounted for in the model
[9].
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The result of the analytical description of the MMC
waveforms in closed-loop is presented in Fig. 2 for
the parameters in Table 1.
3. Virtual submodule concept
Once that the analytic expressions of the MMC key
waveforms are obtained, they need to be appropri-
ately distributed to each SM. The modulation can be
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Fig. 2: Branch representative waveforms with: (a) DC circulating current and (b) DC plus 2nd harmonic circulating
current injection. The branch inductance value is swept from 0 H (light shade) to 50 mH (dark shade) to highlight
the impact of the branch inductance voltage drop. The currents are not impacted by Lbr, as they are set for a given
power transfer and no ripple is considered.
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Tab. 1: System parameters
VDC 10 kV S 0.5 MVA Nsm 16
Rbr 0.1 Ω kAC 0.75 Csm 1.9 mF
kDC 1 Lbr 10 mH Resr
a 110 mΩ
aPer individual capacitor
ibr(t)〈vC〉(t)
m(t)
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Fig. 3: Functional VSM concept, where the MOD block is
implemented with a single carrier and a quantizer. It pro-
duces an output identical to a collection of all switching
events from any modulation scheme.
modified in order to capture and direct all switching
events to only one VSM, as shown in Fig. 3.
In the conventional multilevel PWM principle,
for both phase-disposition PWM (PD-PWM) and
phase-shifted PWM (PS-PWM), each switching
event is obtained from a reference/carrier intersec-
tion. The transformation to an implementation with
a single carrier combined with a quantizer, that is
selected for the modulation (MOD) block in Fig. 3,
is shown in Fig. 4. The quantizer signal is first
obtained from a threshold comparison with each
carrier band defined by [1/Nsm : 1/Nsm : 1] and
marked with . Note that the quantizer signals are
identical for both modulation methods, as they only
depend on the number of carrier bands, i.e. onNsm,
but not on the carrier phase. Then a single carrier
PWM is created with a modified reference obtained
by substracting the quantizer signal to the refer-
ence signal and compressing all carriers into one.
As each carrier has the same phase for PD-PWM,
there is no phase jump in the compressed car-
rier signal, in contrast to alternate phase-opposition
disposition PWM (APOD-PWM) (identical to PS-
PWM), where a 180◦ phase-shift is present between
each neighboring carrier bands, leading to 180◦
phase jump in the compressed carrier signal each
time a carrier band is crossed ( ). Finally, the PWM
pattern is obtained by summing the quantizer and
single carrier PWM output. Note that at first sight
the single carrier modulation seems to produce ad-
ditional switching events compared to the conven-
tional implementation, but this is due to a required
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Fig. 4: PWM modulator principle with single carrier and
quantizer, where the reference/carrier intersections are
represented by and the reference/carrier band inter-
sections by : (a) for PD-PWM with pulse number p =
2Nsm + 1 and (b) for APOD-PWM with pulse number
p = 2Nsm. For APOD-PWM the single carrier has a
frequency that jumps by 180◦ each time the quantizer
changes its output. For illustration purpose, a sinusoidal
modulation index with Nsm = 6 is shown.
compensation of changes in the quantizer signal
that doesn’t lead to a switching signal in the result-
ing PWM pattern ( in the single carrier plots). A
motivation for such an implementation in the con-
text of MMC is that the position of a SM within a
branch is not linked with a specific carrier band, in
the case of a branch balancing method based on a
sorting algorithm.
To evaluate the MMC losses using the VSM con-
cept, the analytical model is combined with a PWM
modulator, from which the switching instants are
fetched, as shown in Fig. 5. The analytical expres-
sions are evaluated over the simulation horizon for
a given set of parameters and then loaded into 1D
look-up tables (LUTs). The modulation block is im-
plemented with the single carrier and quantizer as
illustrated in Fig. 4. Multiple consecutive turn-ON or
turn-OFF events, that happen in a multilevel switch-
ing pattern, are correctly handled by the VSM im-
plementation, that doesn’t rely on a pair of physical
switches. Then the VSM constructs the signals that
are routed to the loss tool. As the branch current,
capacitor voltage and modulation index are used
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Fig. 5: Detailed VSM concept implementation.
as inputs, the VSM concept is insensitive to the
circulating current injection strategy or modulation
method. The switching instants are collected with
the edge detection block (turn-ON and turn-OFF)
and stored for further post-processing and loss cal-
culations.
4. MMC switched model
To compare the analytical method based on the
VSM concept with realistic waveforms from a fully
switched MMC model, circuit simulations are per-
formed with PLECS / Simulink. The comparison is
carried with two modulation methods: (i) PD-PWM
and (ii) PS-PWM. The considered apparent branch
switching frequencies are 3 kHz for PD-PWM and
2.95 kHz for PS-PWM. This corresponds to a SM
switching frequency of 187.5 Hz and 184.375 Hz, re-
spectively. The presence of a branch balancing
method is the underlying requirement for the deriva-
tion of the macroscopic level control diagram. The
fundamental objective is to ensure an equal en-
ergy transfer between all SMs. They are briefly de-
scribed hereafter for each modulation method.
4.1. PD-PWM
In order to control the SM switching frequency, the
sorting algorithm is not run at every sampling time
but rather at every switching event. It is inspired
from the Reduced Switching Frequency method
proposed originally in [10]. This prevents the inser-
tion of additional switching events that would be in-
duced by a sorting algorithm executed at the appar-
ent branch switching frequency, with group swap-
ping between the bypassed and inserted SMs.
4.2. PS-PWM
Equal switching frequency among all SMs of the
same branch is an inherent feature of PS-PWM, as
a different carrier is assigned to each SM. On the
other hand, it requires a modified branch balancing
algorithm [11], that can be partially circumvented
in the case of non-integer frequency ratio between
the grid frequency and the SM carrier frequency, as
it leads to self balancing [12].
4.3. Control diagram
The state-of-the-art MMC control is selected, ac-
cording to [13]. It is implemented in a cascaded
manner, with internal current controllers and ex-
ternal capacitor voltage controllers. The complete
control diagram is shown in Fig. 6. Unlike classical
topologies, the control of an MMC can be divided
into two parts: (i) the inner state variables control
(circulating current and capacitor voltages) and (ii)
the external state variables control (AC grid cur-
rent, DC voltage). Under the assumption of a work-
ing branch balancing algorithm, that ensures a con-
trolled spread among the capacitor voltages within
a branch, a macroscopic converter model can be
advantageously used for control purpose. The ca-
pacitor voltage control is divided in 2 objectives: (i)
the total energy control (TEC), which ensures that
the total energy in the converter is kept constant as
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Fig. 6: Control structure adopted for the simulations assuming MMC connection to a stiff MVDC grid. The relevant
control blocks are: total energy controller (TEC), differential energy controller (DEC), circulating current controller
(CCC) and grid current controller (GCC).
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Fig. 7: Steady-state closed-loop responses (colored lines) versus analytical waveforms (dashed lines) in phase-leg
a: (a) PD-PWM with DC circulating current for φ = 0, (b) PD-PWM with DC plus 2nd harmonic circulation current
for φ = 3pi/4, (c) PS-PWM with DC circulating current for φ = pi/2 and (d) PS-PWM with DC plus 2nd harmonic
circulating current for φ = pi/4.
well as equally distributed between the three phas -
legs and (ii) the differential energy control (DEC),
which ensures that the energy is equally distributed
between the upper and lower branch of the same
phase-leg. In the literature, TEC is also referred
as horizontal balancing and DEC as vertical energy
balancing [14].
4.4. MMC waveforms in closed-loop
The relevant waveforms from the analytical model
and from the closed-loop switched model are com-
pared for various load angles and the two consid-
ered circulating current injection strategies in Fig. 7.
Aside from both the branch current ripple and ca-
pacitor voltage spread that cannot be captured in
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the analytical model, they are in very good agree-
ment. This also demonstrates the performance of
the control algorithm: a perfectly DC circulating cur-
rent (Fig. 7a+c) or a DC with superimposed 2nd har-
monic circulating current (Fig. 7b+d) are obtained in
steady-state.
5. Loss tool
To compare the results, a common loss tool collects
the waveforms of interest either from the VSM or
the fully switched model. The input waveforms are
sampled at 200 kHz. The waveforms of interest are:
(i) the voltage across both upper and lower IGBTs,
(ii) the current through the IGBTs and the diodes
as well as the capacitor current and (iii) the switch-
ing instants, which are mandatory in order to deter-
mine the switching losses (its functional description
is illustrated in Fig. 8). Different semiconductor de-
vices can be easily compared, as they are loaded
from a database - though based on data sheet pa-
rameters. Multiple simulation sweeps for each de-
vice are not required, as device specific parameters
are not required for the simulation. Proper scalings
and interpolations are built into the loss tool, aiming
to minimize the errors due to the limited number of
sampled points provided for the switching loss ener-
gies. Additional calculated data provided as outputs
are also indicated at the bottom of the loss tool.
6. Verification and comparison
To provide a complete analysis of the error between
the VSM method and the loss values obtained from
the detailed switched model, extensive simulations
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Fig. 8: Loss calculation tool diagram.
for different operating points are carried. The losses
are computed in the positive branch of phase-leg
a, but any other branch could have been selected.
The waveforms are recorded over ten fundamental
AC grid periods before the loss tool is invoked, in
order to mitigate the instantaneous loss difference
between the SMs. The average losses per SM are
obtained from the VSM (representing a complete
branch) by simple division by Nsm.
The conduction losses are accurately estimated by
the VSM method, as based on the branch current
RMS value, which is unaffected by the branch cur-
rent ripple. The switching losses are less accurately
estimated by the proposed method. The reason
behind is that they depend on the instantaneous
switched branch current and SM capacitor voltages.
The accuracy dependency is inversely proportional
to the apparent branch switching frequency. How-
ever, as the switching losses are several orders of
magnitude smaller than the conduction losses, the
overall semiconductor losses are in good agree-
ment. The complete results, for each modulation
method and circulating current injection strategy,
are presented in Fig. 9. For each operating point,
the left side stacked bars correspond to the VSM
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Fig. 9: Averaged semiconductor loss comparison be-
tween the VSM method (left side stacked bars) and the
switched model (right side stacked bars): (a) PD-PWM
with DC circulating current, (b) PD-PWM with DC plus
2nd harmonic injection circulating current, (c) PS-PWM
with DC circulating current and (d) PS-PWM with DC
plus 2nd harmonic injection circulating current.
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Fig. 10: Averaged SM capacitor bank losses compari-
son between the VSM concept (left side bars) and the
switched model (right side bars): (a) PD-PWM with DC
circulating current, (b) PD-PWM with DC plus 2nd har-
monic injection circulating current, (c) PS-PWM with DC
circulating current and (d) PS-PWM with DC plus 2nd
harmonic injection circulating current.
method and the right side stacked bars to the aver-
aged semiconductor losses of the switched model.
The split of different loss contributions in function
of the load angle φ can be easily identified. At
the same time, the loss split and the overall losses
are almost identical to the results obtained from the
VSM concept, demonstrating that the MOD block is
able to correctly capture and compress the original
switching patterns. Similarly, the averaged capaci-
tor losses are presented in Fig. 10.
The relative errors plots on the total averaged semi-
conductor and capacitor losses are presented in
Fig. 11 and are computed as:
ε =
xswitched − xVSM
xVSM
· 100 (6)
Given the assumption required for the VSM con-
cept, a very good accuracy is obtained, as the loss
estimation error is below 2 % for both semiconduc-
tor and capacitor losses. The source of this error
comes from the branch current ripple and the SM
capacitor voltage spread that are not captured by
the VSM. These could be mitigated by an enhanced
analytical description which goes beyond the objec-
tives of this work. It is important to state that the
PD-PWM DC circ PD-PWM DC+2nd circ
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Fig. 11: Relative error plots for each modulation method
and circulating current injection strategy: (a) semicon-
ductor average losses and (b) capacitor average losses.
branch current ripple envelope is not simply depen-
dent from the instantaneous branch modulation in-
dex, apparent switching frequency and branch in-
ductance value. Similarly, the capacitor voltage
spread is not linearly proportional to the apparent
branch switching frequency or average capacitor
voltage ripple. The proposed concept could be eas-
ily extended to include thermal considerations of
the MMC design, assuming that the thermal net-
work parameters are available. The VSM allows for
a very fast evaluation of the MMC SM’s stresses,
while considering directly the influence of the cir-
culating current control strategy and impact of dif-
ferent modulation schemes. The detailed switched
models takes 300 s for a single operating point to
collect data for the loss tool over 10 fundamental
cycles, while the VSM takes only 0.5 s.
7. Conclusion
Starting from a set of relatively simple branch cur-
rent and voltage equations, with deterministic cir-
culating current injection strategy enabled by a cir-
culating current controller, the averaged MMC con-
verter waveforms have been derived. Those wave-
forms have been used as inputs for the semicon-
ductor loss tool in combination with the proposed
VSM concept. The proposed concept has been
compared with switched models of the MMC un-
der two PWM modulation schemes: (i) PD-PWM
and (ii) PS-PWM. A compression of a large num-
ber of switching pulses is required for the applica-
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tion of the VSM concept, which can be easily real-
ized with a quantizer and one suitable carrier. It
has been shown that there is a good agreement
between the predicted (analytically) and obtained
(switched) converter waveforms in steady-state, un-
der the conditions of limited voltage spread among
the capacitor voltages of the same branch and lim-
ited branch current ripple (compared to the branch
current average value). Moreover, the loss differ-
ence is within the usual safety margin that is taken
for any industrial grade product during the design
process. A simulation time benchmarking revealed
a speed gain in the range of 600 between the semi-
numerical and switched simulations. This signifi-
cant gain is a real advantage for the VSM concept,
as a complete converter loss map for any possi-
ble operating point can be obtained almost instan-
taneously. The necessity to run loss calculation in
closed-loop operation is fully justified by the partic-
ular role of the circulating current in an MMC, and
with the aid of the VSM concept, this problem is sig-
nificantly simplified without any loss of information.
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